( en | de | ru )

 

Disambiguation of "Hong, Hao-Chiao"

Author of the publication

copydeleteadd this publication to your clipboard
A Cost Effective BIST Second-Order Sigma-Delta-Modulator.

, , and . DDECS, page 314-319. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chiao Yeh

Kwan-Hua Chiao

Hui-Fang Chiao

Shih-Yang Chiao

Yun-Chuang Chiao

 

Other publications of authors with the same name

A fast-locking all-digital phase locked loop in 90nm CMOS for Gigascale systems., and . ISCAS, page 1134-1137. IEEE, (2014)A Fully Integrated BIST \(\Delta \Sigma \) ADC Using the In-Phase and Quadrature Waves Fitting Procedure., and . IEEE Trans. Instrumentation and Measurement, 63 (12): 2750-2760 (2014)Accurate and Fast On-Wafer Test Circuitry for Device Array Characterization in Wafer Acceptance Test., and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (9): 3467-3479 (2019)A Digital Background Calibration Scheme for Pipelined ADCs Using Multiple-Correlation Estimation., and . ISCAS, page 1-5. IEEE, (2018)Gm-C filter with automatic calibration scheme., , , , , and . DDECS, page 206-209. IEEE, (2016)Testing the Fleischer-Laker switched-capacitor biquad using the diagnosis-after-test procedure., , and . ISOCC, page 179-184. IEEE, (2012)Design of a Fault-Injectable Fleischer-Laker Switched-Capacitor Biquad for Verifying the Static Linear Behavior Fault Model., and . Asian Test Symposium, page 62-66. IEEE Computer Society, (2013)An Enhanced Boundary Scan Architecture for Inter-Die Interconnect Leakage Measurement in 2.5D and 3D Packages., , , and . ATS, page 5-10. IEEE Computer Society, (2017)A Design-for-Digital-Testability Circuit Structure for Sigma-Delta Modulators.. IEEE Trans. Very Large Scale Integr. Syst., 15 (12): 1341-1350 (2007)A Digitally Testable Sigma -Delta Modulator Using the Decorrelating Design-for-Digital-Testability., and . IEEE Trans. Very Large Scale Integr. Syst., 19 (3): 503-507 (2011)