Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Educational Tool for Design Automation of CMOS Cells., , and . MSE, page 149-150. IEEE Computer Society, (2007)Efficient shift-adds design of digit-serial multiple constant multiplications., , , , and . ACM Great Lakes Symposium on VLSI, page 61-66. ACM, (2011)An automated design methodology for layout generation targeting power leakage minimization., , and . ICECS, page 81-84. IEEE, (2009)Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (3): 498-511 (2013)An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAs., , , and . PATMOS, volume 6448 of Lecture Notes in Computer Science, page 84-93. Springer, (2010)Optimization of area in digit-serial Multiple Constant Multiplications at gate-level., , , , and . ISCAS, page 2737-2740. IEEE, (2011)Voltage-mode quaternary FPGAs: An evaluation of interconnections., , , and . ISCAS, page 869-872. IEEE, (2010)Phase-Locked Loop Automatic Layout Generation and Transient Fault Injection Analysis: A Case Study., , and . IOLTS, page 165-172. IEEE Computer Society, (2006)Low Power Multiple-Value Voltage-Mode Look-Up Table for Quaternary Field Programmable Gate Arrays., , , and . J. Low Power Electron., 7 (2): 294-301 (2011)Efficient timing closure with a transistor level design flow., , , , and . VLSI-SoC, page 312-315. IEEE, (2007)