( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An FPGA Solver for SAT-Encoded Formal Verification Problems.

, и . FPL, стр. 38-43. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kenji Kurata

Kenji Kurata

Kenji Kamino

Kenji Uemura

Kenji Yamamoto

 

Другие публикации лиц с тем же именем

An FPGA Solver for Very Large SAT Problems., и . FPL, стр. 493-496. IEEE, (2007)FPGA acceleration of SAT/Max-SAT solving using variable-way cache., и . FPL, стр. 1-4. IEEE, (2014)An FPGA Solver for Partial MaxSAT Problems Based on Stochastic Local Search., , , и . SIGARCH Comput. Archit. News, 44 (4): 32-37 (2016)An Acceleration Method for Evolutionary Systems Based on Iterated Prisoner's Dilemma., , , и . ARC, том 4419 из Lecture Notes in Computer Science, стр. 358-364. Springer, (2007)A highly scalable Self-organizing Map accelerator on FPGA and its performance evaluation., , , и . Artif. Life Robotics, 29 (1): 94-100 (февраля 2024)An FPGA Solver for Large SAT Problems., и . FPL, стр. 1-6. IEEE, (2006)An FPGA Solver for SAT-Encoded Formal Verification Problems., и . FPL, стр. 38-43. IEEE Computer Society, (2011)High-Speed Calculation of Convex Hull in 2D Images Using FPGA., , , , и . PARCO, том 27 из Advances in Parallel Computing, стр. 533-542. IOS Press, (2015)Accelerating Swap-Based Tabu Search for Solving Maximum Clique Problems on FPGA.. ISPA/BDCloud/SocialCom/SustainCom, стр. 1033-1040. IEEE, (2019)An FPGA Solver for WSAT Algorithms., и . FPL, стр. 83-88. IEEE, (2005)