( en | de | ru )

 

Disambiguation of "Qasim, Syed Manzoor"

Author of the publication

copydeleteadd this publication to your clipboard
A 16-bit 4 MSPS DAC for lock-in amplifier in 65nm CMOS.

, , , and . ICNSC, page 1-5. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Muhammad Qasim

Mohammad Qasim

Muhammad Qasim

Erika Qasim

Talal Qasim

 

Other publications of authors with the same name

Realization of algorithm for the computation of third-order cross moments using FPGA., , , and . ISSPA, page 1-4. IEEE, (2007)Design and FPGA implementation of sequential digital FIR filter using microprogrammed controller., , , , , , and . ICUMT, page 1002-1005. IEEE, (2012)Design of an Advanced System-on-Chip Architecture for Internet-Enabled Smart Mobile Devices., , , and . ICM, page 323-326. IEEE, (2018)A Novel FPGA-Based Approach for Digital Waveform Generation Using Orthogonal Functions., and . Journal of Circuits, Systems, and Computers, 16 (6): 895-909 (2007)Evaluation of Energy-Efficient Cooperative Scheme for Wireless Sensor Nodes Used in Long Distance Water Pipeline Monitoring Systems., , , , , and . CICSyN, page 107-111. IEEE, (2013)A proposed FPGA-based parallel architecture for matrix multiplication., , and . APCCAS, page 1763-1766. IEEE, (2008)Toward Design of Advanced System-on-Chip Architecture for Mobile Computing Devices., , and . MSPN, volume 11557 of Lecture Notes in Computer Science, page 88-95. Springer, (2019)A review on wireless sensor network for water pipeline monitoring applications., , , and . CTS, page 128-131. IEEE, (2013)A 16-bit 4 MSPS DAC for lock-in amplifier in 65nm CMOS., , , and . ICNSC, page 1-5. IEEE, (2016)