( en | de | ru )

 

Disambiguation of "Anghel, Costin"

Author of the publication

copydeleteadd this publication to your clipboard
Refresh frequency reduction of data stored in SSDs based on A-timer and timestamps.

, , , , , , , , , and . ETS, page 1-6. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Henry Anghel

Costin Manolache

Costin Caval

Anghel Rugina

Costin Raiciu

 

Other publications of authors with the same name

A 32nm tunnel FET SRAM for ultra low leakage., , , , and . ISCAS, page 2517-2520. IEEE, (2012)Tunnel FET based refresh-free-DRAM., , , , and . DATE, page 914-917. IEEE, (2017)A 2-Gb/s 60 GHz transmission-gate based 130nm CMOS on-off keying modulator., , and . ICECS, page 420-422. IEEE, (2016)RRAM-based FPGA for "Normally Off, Instantly On" applications., , , , , , , and . J. Parallel Distributed Comput., 74 (6): 2441-2451 (2014)A Compact DC and AC Model for Circuit Simulation of High Voltage VDMOS Transistor., , , , , , , , and . ISQED, page 109-114. IEEE Computer Society, (2006)Energy efficiency optimization for digital applications in 28nm UTBB FDSOI technology., , , , and . MIXDES, page 23. IEEE, (2015)1.56GHz/0.9V energy-efficient reconfigurable CAM/SRAM using 6T-CMOS bitcell., , , , and . ESSCIRC, page 316-319. IEEE, (2017)16Kb hybrid TFET/CMOS reconfigurable CAM/SRAM array based on 9T-TFET bitcell., , , , and . ESSDERC, page 356-359. IEEE, (2016)RRAM-based FPGA for "normally off, instantly on" applications., , , , , , , and . NANOARCH, page 101-108. ACM, (2012)Tunnel FET based ultra-low-leakage compact 2T1C SRAM., , , , and . ISQED, page 71-75. IEEE, (2017)