Author of the publication

MaPHeA: a lightweight memory hierarchy-aware profile-guided heap allocation framework.

, , , , , , and . LCTES, page 24-36. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

HyPHEN: A Hybrid Packing Method and Its Optimizations for Homomorphic Encryption-Based Neural Networks., , , , and . IEEE Access, (2024)Future Scaling of Memory Hierarchy for Tensor Cores and Eliminating Redundant Shared Memory Traffic Using Inter-Warp Multicasting., , , , and . IEEE Trans. Computers, 71 (12): 3115-3126 (2022)Over 100x Faster Bootstrapping in Fully Homomorphic Encryption through Memory-centric Optimization with GPUs., , , , and . IACR Cryptol. ePrint Arch., (2021)Index set: A practical indexing scheme for object database systems., , and . Data Knowl. Eng., 33 (3): 199-217 (2000)Selective DRAM cache bypassing for improving bandwidth on DRAM/NVM hybrid main memory systems., , , and . IEICE Electron. Express, 14 (11): 20170437 (2017)Stream Processors: Progammability and Efficiency., , , , and . ACM Queue, 2 (1): 52-62 (2004)MAEPER: Matching Access and Error Patterns With Error-Free Resource for Low Vcc L1 Cache., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (6): 1013-1026 (2013)Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs., , , and . IEEE Comput. Archit. Lett., 8 (1): 5-8 (2009)Data parallel address architecture., and . IEEE Comput. Archit. Lett., 5 (1): 30-33 (2006)Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs., , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (10): 1863-1877 (2013)