( en | de | ru )

 

Disambiguation of "Zhang, Grace Li"

Author of the publication

copydeleteadd this publication to your clipboard
A Novel and Efficient Block-Based Programming for ReRAM-Based Neuromorphic Computing.

, , , , , and . ICCAD, page 1-9. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Li Zhang

Li Zhang

Li Zhang

Li Zhang

Li Zhang

 

Other publications of authors with the same name

Logic Design of Neural Networks for High-Throughput and Low-Power Applications., , , and . CoRR, (2023)Machine Learning in Advanced IC Design: A Methodological Survey., , , , and . IEEE Des. Test, 40 (1): 17-33 (February 2023)EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (4): 705-718 (2019)PathDriver+: Enhanced Path-Driven Architecture Design for Flow-Based Microfluidic Biochips., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (7): 2185-2198 (2022)Robustness of Neuromorphic Computing with RRAM-based Crossbars and Optical Neural Networks., , , , , , , , , and . ASP-DAC, page 853-858. ACM, (2021)Hardware-Software Codesign of Weight Reshaping and Systolic Array Multiplexing for Efficient CNNs., , , , and . DATE, page 667-672. IEEE, (2021)An Efficient Programming Framework for Memristor-based Neuromorphic Computing., , , , , , , , , and . DATE, page 1068-1073. IEEE, (2021)Energy efficient data search design and optimization based on a compact ferroelectric FET content addressable memory., , , , , , , and . DAC, page 751-756. ACM, (2022)Statistical Training for Neuromorphic Computing using Memristor-based Crossbars Considering Process Variations and Noise., , , , , , and . DATE, page 1590-1593. IEEE, (2020)Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units., , , and . DAC, page 26:1-26:6. ACM, (2018)