( en | de | ru )

 

Disambiguation of "Sherwood, Timothy"

Author of the publication

copydeleteadd this publication to your clipboard
SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip.

, , , , , , and . ISCA, page 583-594. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Scott Sherwood

Timothy Saunders

Timothy Sulo

Timothy Leung

Timothy Creech

 

Other publications of authors with the same name

Agile Hardware Development and Instrumentation With PyRTL., , and . IEEE Micro, 40 (4): 76-84 (2020)Efficient remote profiling for resource-constrained devices., , , and . ACM Trans. Archit. Code Optim., 3 (1): 35-66 (2006)Dataflow Tomography: Information Flow Tracking For Understanding and Visualizing Full Systems., , , , and . ACM Trans. Archit. Code Optim., 9 (1): 3:1-3:26 (2012)Gate-Level Information Flow Tracking for Security Lattices., , , , , , and . ACM Trans. Design Autom. Electr. Syst., 20 (1): 2:1-2:25 (2014)Analysis and Mitigations of Reverse Engineering Attacks on Local Feature Descriptors., , , , , , , , , and 2 other author(s). CoRR, (2021)Analysis of Bit-Split Languages for Packet Scanning and Experiments with Wildcard Matching., , and . Int. J. Found. Comput. Sci., 20 (4): 597-612 (2009)Eliminating Timing Information Flows in a Mix-Trusted System-on-Chip., , and . IEEE Des. Test, 30 (2): 55-62 (2013)A Pipelined Memory Architecture for High Throughput Network Processors., , and . ISCA, page 288-299. IEEE Computer Society, (2003)Guiding Architectural SRAM Models., and . ICCD, page 376-382. IEEE, (2006)On the Limits of Leakage Power Reduction in Caches., , and . HPCA, page 154-165. IEEE Computer Society, (2005)