( en | de | ru )

 

Disambiguation of "Cavallaro, Joseph R."

Author of the publication

copydeleteadd this publication to your clipboard
GPU-Based, LDPC Decoding for 5G and Beyond.

, , , , and . IEEE Open J. Circuits Syst., (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Joseph R Gross

Eleonora Cavallaro

Alexander Cavallaro

Mario Cavallaro

Alexander Cavallaro

 

Other publications of authors with the same name

Keeping the Analog Genie in the Bottle: A Case for Digital Robots., , and . ICRA, page 1063-1070. IEEE Robotics and Automation Society, (1999)Efficient complex matrix transformations with CORDIC., and . IEEE Symposium on Computer Arithmetic, page 122-129. IEEE Computer Society/, (1993)Maximum weight basis decoding of convolutional codes., , , and . GLOBECOM, page 835-841. IEEE, (2000)Computationally efficient multiuser detectors., , and . PIMRC, page 62-67. IEEE, (1997)Parallel VLSI architectures for real-time kinematics of redundant robots., and . J. Intell. Robotic Syst., 9 (1-2): 25-43 (1994)Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder., and . Integr., 44 (4): 305-315 (2011)Special Issue on Artificial Intelligence at the Edge., and . IEEE Micro, 42 (6): 6-8 (2022)Toward Length-Versatile and Noise-Robust Radio Frequency Fingerprint Identification., , , , and . IEEE Trans. Inf. Forensics Secur., (2023)Configurable LDPC Decoder Architectures for Regular and Irregular Codes., , and . J. Signal Process. Syst., 53 (1-2): 73-88 (2008)Design and Implementation of an FPGA-Based DNN Architecture for Real-time Outlier Detection., and . J. Signal Process. Syst., 95 (7): 845-861 (July 2023)