( en | de | ru )

 

Disambiguation of "Bahar, R. Iris"

Author of the publication

copydeleteadd this publication to your clipboard
Playing with Fire: Transactional Memory Revisited for Error-Resilient and Energy-Efficient MPSoC Execution.

, , , , , and . ACM Great Lakes Symposium on VLSI, page 9-14. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bahar Haghanipour

Kayvan Baharmast

Cengiz Iristay

Aida Baharuddin

Bahar Hadzaad

Genexpressionen der Cytochrome P450 1B1 und 2E1 in Abhängigkeit einer PAH-Einwirkung infolge Rauchens sowie der individuellen Suszeptibilität. Uni Gießen, (2009)
 

Other publications of authors with the same name

ABACUS: A technique for automated behavioral synthesis of approximate computing circuits., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Guest Editors' Introduction: Challenges for Reliable Design at the Nanoscale., , , and . IEEE Des. Test Comput., 22 (4): 295-297 (2005)LipoPose: Adapting Cellpose to Lipid Nanoparticle Segmentation., , , , and . BIOIMAGING, page 115-123. SCITEPRESS, (2023)Thermal-Aware Design Techniques for Nanometer CMOS Circuits., , , , , , , and . J. Low Power Electron., 4 (3): 374-384 (2008)Repurposing FPGAs for Tester Design to Enhance Field-Testing in a 3D Stack., , , , , , and . J. Electron. Test., 35 (6): 887-900 (2019)Introduction to joint ACM JETC/TODAES special issue on new, emerging, and specialized technologies., and . ACM Trans. Design Autom. Electr. Syst., 13 (2): 36:1-36:2 (2008)SoC-TM: integrated HW/SW support for transactional memory programming on embedded MPSoCs., , , , , , and . CODES+ISSS, page 39-48. ACM, (2011)Understanding the Impact of Precision Quantization on the Accuracy and Energy of Neural Networks., , , , and . CoRR, (2016)CMOS dynamic power estimation based on collapsible current source transistor modeling., , , , , and . ISLPD, page 111-116. ACM, (1995)Concurrent Data Structures with Near-Data-Processing: an Architecture-Aware Implementation., , , , and . SPAA, page 297-308. ACM, (2019)