Author of the publication

The route to a defect tolerant LUT through artificial evolution.

, and . Genet. Program. Evolvable Mach., 12 (3): 281-303 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A compulsory yet motivating question/answer game to teach computer fundamentals., , and . Comput. Appl. Eng. Educ., 17 (2): 167-179 (2009)On the Advantages of Serial Architectures for Low-Power Reliable Computations., , , , and . ASAP, page 276-281. IEEE Computer Society, (2005)Defect Tolerance Inspired by Artificial Evolution., and . ISVLSI, page 28-33. IEEE Computer Society, (2008)Addressing the Metric Challenge: Evolved versus Traditional Fault Tolerant Circuits., , and . AHS, page 431-438. IEEE Computer Society, (2007)Evolving and Analysing Üseful" Redundant Logic., and . ICES, volume 4684 of Lecture Notes in Computer Science, page 256-267. Springer, (2007)Evolving Redundant Structures for Reliable Circuits - Lessons Learned., and . AHS, page 455-462. IEEE Computer Society, (2007)The route to a defect tolerant LUT through artificial evolution., and . Genet. Program. Evolvable Mach., 12 (3): 281-303 (2011)Ultra Low-Power Neural Inspired Addition: When Serial Might Outperform Parallel Architectures., , and . IWANN, volume 3512 of Lecture Notes in Computer Science, page 486-493. Springer, (2005)A systematic approach to automated construction of power emulation models., , and . DATE, page 600-605. IEEE, (2016)