Author of the publication

Force-Sensing Intelligent Vise for Cutting Dynamics Monitoring in Machining.

, , , , and . SENSORS, page 1-4. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Cross-matching caches: Dynamic timing calibration and bit-level timing-failure mask caches to reduce timing discrepancies with low voltage processors., , , , , and . Integr., (2016)An efficient 2-D DWT architecture via resource cycling., and . ISCAS (4), page 914-917. IEEE, (2001)Improving energy efficiency of functional units by exploiting their data-dependent latency., , , and . ISCAS, page 4165-4168. IEEE, (2010)Variation-aware and adaptive-latency accesses for reliable low voltage caches., , , , , , , , and . VLSI-SoC, page 358-363. IEEE, (2013)ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric Architectures., , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (12): 3341-3354 (2017)A Low-Area, Low-Power, and Low-Leakage Error-Detecting Latch for Timing-Error Resilient System Designs., , , , and . SoCC, page 1-6. IEEE, (2018)Near-Threshold CORDIC Design with Dynamic Circuitry for Long-Standby IoT Applications., , , , , and . SoCC, page 250-253. IEEE, (2018)Zero-Counting and Adaptive-Latency Cache Using a Voltage-Guardband Breakthrough for Energy-Efficient Operations., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (10): 969-973 (2016)A 0.21V 40nm NAND-ROM for IoT Sensing Systems with Long Standby Periods., , , and . ISCAS, page 1-4. IEEE, (2020)Variable-length VLIW encoding for code size reduction in embedded processors., , , , , and . SoCC, page 296-299. IEEE, (2016)