( en | de | ru )

 

Disambiguation of "Hung, Chih-Ming"

Author of the publication

copydeleteadd this publication to your clipboard
All-digital PLL and transmitter for mobile phones.

, , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 40 (12): 2469-2482 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chih-Ming Jau

Chih-Hung Chen

Chih-Li Hung

Chih-ming Chang

Chih-Ming Chung

 

Other publications of authors with the same name

An adaptive predistorter for wireless LAN RFSoC with embedded PA and T/R switch in 55nm CMOS., , , , , , , , , and . CICC, page 1-4. IEEE, (2013)Recent research development and new challenges in analog layout synthesis., , and . ASP-DAC, page 617-622. IEEE, (2016)Spur-free all-digital PLL in 65nm for mobile phones., , , , , , and . ISSCC, page 52-54. IEEE, (2011)GIS-based Dynamic Traffic Congestion Modeling to Support Time-Critical Logistics., , and . HICSS, IEEE Computer Society, (1999)SoC with an integrated DSP and a 2.4-GHz RF transmitter., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (11): 1253-1265 (2005)LMS-based calibration of an RF digitally controlled oscillator for mobile phones., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (3): 225-229 (2006)Introduction to the Special Issue on the 2017 IEEE International Solid-State Circuits Conference., , , , and . IEEE J. Solid State Circuits, 52 (12): 3115-3118 (2017)Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters., , and . IEEE J. Solid State Circuits, 37 (5): 543-552 (2002)A GIS-based decision support system for analysis of route choice in congested urban road networks., , and . J. Geogr. Syst., 3 (1): 3-24 (2001)The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process., , , , , , , , , and 10 other author(s). IEEE J. Solid State Circuits, 41 (8): 1772-1783 (2006)