Author of the publication

Content adaptive motion estimation for mobile video encoders.

, , and . ISCAS (2), page 237-240. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Instruction Reuse in SPEC, media and packet processing benchmarks: A comparative study of power, performance and related microarchitectural optimizations., , and . J. Embed. Comput., 2 (1): 15-34 (2006)On the Effectiveness of Flow Aggregation in Improving Instruction Reuse in Network Processing Applications., , and . Int. J. Parallel Program., 31 (6): 469-487 (2003)Geometric Design Rule Check of VLSI Layouts in Distributed Computing Environment.. VLSI Design, 1 (2): 155-167 (1994)Geometric Design Rule Check of VLSI Layouts in Mesh Connected Processors., and . VLSI Design, 1 (2): 127-154 (1994)Synthesis of ASIPs for DSP algorithms., , and . Integr., 28 (1): 13-32 (1999)Parallel Factorization of Boolean Polynomials., , , , , and . Ershov Informatics Conference, volume 11964 of Lecture Notes in Computer Science, page 80-94. Springer, (2019)On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation., , and . J. Syst. Archit., 54 (8): 797-815 (2008)An Architectural View of the Entities Required for Execution of Task in Pervasive Space., , , , and . FTDCS, page 37-43. IEEE Computer Society, (2004)Synthesis of Instruction Extensions on HyperCell, a reconfigurable datapath., , , , , and . ICSAMOS, page 215-224. IEEE, (2014)Enhancements for variable N-point streaming FFT/IFFT on REDEFINE, a runtime reconfigurable architecture., , , , , , and . ICSAMOS, page 178-184. IEEE, (2010)