Author of the publication

A 3μW 500 kb/s ultra low power analog decoder with digital I/O in 65 nm CMOS.

, , , and . ICECS, page 349-352. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Lessons from ten years of the international master's program in System-on-Chip., , , , , , , and . EWME, page 187-192. IEEE, (2014)An Area-Efficient On-Chip Memory System for Massive MIMO Using Channel Data Compression., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (1): 417-427 (2019)A 350μW Sign-Bit architecture for multi-parameter estimation during OFDM acquisition in 65nm CMOS., , , , , and . ISCAS, page 2984-2987. IEEE, (2015)A complex multiplier with low logic depth., , and . ICECS, page 47-50. IEEE, (1998)A Programmable 16-Lane SIMD ASIP for Massive MIMO., , , , and . ISCAS, page 1-5. IEEE, (2019)Hardware implementation aspects of a detector based on successive interference cancellation in a DS/CDMA system., , , and . PIMRC, page 391-395. IEEE, (1998)Fixed-point implementation of a robust complex valued divider architecture., and . ECCTD, page 143-146. IEEE, (2005)Custom silicon implementation of a delayless acoustic echo canceller algorithm., and . ESSCIRC, page 205-208. IEEE, (2003)A Low Complexity Massive MIMO Detection Scheme Using Angular-Domain Processing., , , and . GlobalSIP, page 181-185. IEEE, (2018)A < 1 pJ sub-VT cardiac event detector in 65 nm LL-HVT CMOS., , and . VLSI-SoC, page 253-258. IEEE, (2010)