Author of the publication

A 40-nm SONOS Digital CIM Using Simplified LUT Multiplier and Continuous Sample-Hold Sense Amplifier for AI Edge Inference.

, , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (12): 2044-2052 (December 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Write-Verify-Free MLC RRAM Using Nonbinary Encoding for AI Weight Storage at the Edge., , , , , , , , , and 5 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 32 (2): 283-290 (February 2024)High-speed and low-power embedded TEC BCH scheme for ReRAM array., , , , , and . IEICE Electron. Express, 20 (15): 20230193 (2023)A 40-nm SONOS Digital CIM Using Simplified LUT Multiplier and Continuous Sample-Hold Sense Amplifier for AI Edge Inference., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (12): 2044-2052 (December 2023)Study of total ionizing dose induced read bit errors in magneto-resistive random access memory., , , , , , and . Microelectron. Reliab., (2016)A 55nm 32Mb Digital Flash CIM Using Compressed LUT Multiplier and Low Power WL Voltage Trimming Scheme for AI Edge Inference., , , , , , and . APCCAS, page 1-5. IEEE, (2022)An Online Multidomain Validation Method for Wireless Sensor Nodes., , , , and . IJDSN, (2013)A 28-nm RRAM Computing-in-Memory Macro Using Weighted Hybrid 2T1R Cell Array and Reference Subtracting Sense Amplifier for AI Edge Inference., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 58 (10): 2839-2850 (October 2023)34.9 A Flash-SRAM-ADC-Fused Plastic Computing-in-Memory Macro for Learning in Neural Networks in a Standard 14nm FinFET Process., , , , , , , , , and 4 other author(s). ISSCC, page 582-584. IEEE, (2024)