Author of the publication

Phase-Adjustable Pipelining ROM-Less Direct Digital Frequency Synthesizer With a 41.66-MHz Output Frequency.

, , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (10): 1143-1147 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Wideband 70dB CMOS digital variable gain amplifier design for DVB-T receiver's AGC., , , and . ISCAS (1), page 356-359. IEEE, (2005)High-PSR bias circuitry for NTSC sync separation., , , and . ISCAS (1), page 329-332. IEEE, (2004)A temperature-insensitive self-recharging circuitry used in DRAMs., , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (3): 405-408 (2005)A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (9): 895-900 (2004)A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches., , , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (9): 901-909 (2004)A 1.2 GHz programmable DLL-based frequency multiplier for wireless applications., , , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (12): 1377-1381 (2004)Phase-Adjustable Pipelining ROM-Less Direct Digital Frequency Synthesizer With a 41.66-MHz Output Frequency., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (10): 1143-1147 (2006)Dual-polarity high voltage generator design for non-volatile memories., , , and . ICECS, page 248-251. IEEE, (2003)A 1.0 GHz clock generator design with a negative delay using a single-shot locking method., , and . ICECS, page 1123-1126. IEEE, (2001)Low-Power Small-Area Digital I/O Cell., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 52-II (8): 508-511 (2005)