Author of the publication

Modeling Instruction-Level Parallelism for Software Pipelining.

, , , and . Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, volume A-23 of IFIP Transactions, page 321-330. North-Holland, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Unlocking concurrency., , and . ACM Queue, 4 (10): 24-33 (2006)A study of transactional memory vs. locks in practice., and . SPAA, page 43-52. ACM, (2011)Kicking the tires of software transactional memory: why the going gets tough., , , , , and . SPAA, page 265-274. ACM, (2008)Efficient and Language-Independent Mobile Programs., , , and . PLDI, page 127-136. ACM, (1996)A verifiable SSA program representation for aggressive compiler optimization., , , , , , and . POPL, page 397-408. ACM, (2006)Design and implementation of transactional constructs for C/C++., , , , , , , , , and 4 other author(s). OOPSLA, page 195-212. ACM, (2008)Transactional memory: from semantics to silicon.. IWMSE@ICSE, page 1-2. ACM, (2008)Transactional programming in a multi-core environment., , and . PPoPP, page 272. ACM, (2007)Concurrent GC leveraging transactional memory., , , , , and . PPoPP, page 217-226. ACM, (2008)McRT-STM: a high performance software transactional memory system for a multi-core runtime., , , , and . PPoPP, page 187-197. ACM, (2006)