( en | de | ru )

 

Disambiguation of "Tual, Stéphane Le"

Author of the publication

copydeleteadd this publication to your clipboard
A 3.2GHz-sample-rate 800mHz bandwidth highly reconfigurable analog FIR filter in 45nm CMOS.

, , , , and . ISSCC, page 90-91. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stéphane Müller

Stéphane Haussler

Stéphane Klein

Stéphane Aubry

Stéphane Audière

 

Other publications of authors with the same name

A Scalable 2.4-to-2.7GHz Wi-Fi/WiMAX Discrete-Time Receiver in 65nm CMOS., , , , , , , , , and 4 other author(s). ISSCC, page 362-363. IEEE, (2008)A 1GHz digital channel multiplexer for satellite OutDoor Unit based on a 65nm CMOS transceiver., , , , , , and . ISSCC, page 258-259. IEEE, (2009)A 1 GHz Digital Channel Multiplexer for Satellite Outdoor Unit., , , , , , and . IEEE J. Solid State Circuits, 45 (1): 84-94 (2010)A 3.2GHz-sample-rate 800mHz bandwidth highly reconfigurable analog FIR filter in 45nm CMOS., , , , and . ISSCC, page 90-91. IEEE, (2010)A 0.065mm2 19.8mW single channel calibration-free 12b 600MS/s ADC in 28nm UTBB FDSOI using FBB., , , , , , , and . ESSCIRC, page 165-168. IEEE, (2016)Design Considerations for a 6 Bit 20 GS/s SiGe BiCMOS Flash ADC Without Track-and-Hold., , , and . IEEE J. Solid State Circuits, 49 (9): 1886-1894 (2014)22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS., , , , , , , , , and . ISSCC, page 386-388. IEEE, (2014)22.3 A 20GHz-BW 6b 10GS/s 32mW time-interleaved SAR ADC with Master T&H in 28nm UTBB FDSOI technology., , , and . ISSCC, page 382-383. IEEE, (2014)Session 27 overview: Hybrid and nyquist data converters., and . ISSCC, page 454-455. IEEE, (2016)A 0.065-mm2 19.8-mW Single-Channel Calibration-Free 12-b 600-MS/s ADC in 28-nm UTBB FD-SOI Using FBB., , , , , , , and . IEEE J. Solid State Circuits, 52 (7): 1927-1939 (2017)