( en | de | ru )

 

Disambiguation of "Asadi, Meysam"

Author of the publication

copydeleteadd this publication to your clipboard
A Modified BCE Algorithm for Fault-Tolerance Scheduling of Periodic Tasks in Hard Real-Time Systems.

, , and . Asia International Conference on Modelling and Simulation, page 287-291. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mehdi Asadi

Meysam Aghighi

Behrang Asadi

Meysam Minoufekr

Meysam Shahraki

 

Other publications of authors with the same name

All-bit-line MLC flash memories: Optimal detection strategies., , , and . ICC, page 3883-3888. IEEE, (2014)A Modified BCE Algorithm for Fault-Tolerance Scheduling of Periodic Tasks in Hard Real-Time Systems., , and . Asia International Conference on Modelling and Simulation, page 287-291. IEEE Computer Society, (2009)On the zero-error capacity of channels with noisy feedback., and . Allerton, page 642-649. IEEE, (2017)Markov processes: Estimation in the undersampled regime., , and . Allerton, page 167-172. IEEE, (2013)Estimation in slow mixing, long memory channels., , and . ISIT, page 2104-2108. IEEE, (2013)A Relaying Graph and Special Strong Product for Zero-Error Problems in Primitive Relay Channels., , and . ISIT, page 281-285. IEEE, (2018)On the zero-error capacity of channels with rate limited noiseless feedback., and . Allerton, page 1141-1146. IEEE, (2018)Stationary and Transition Probabilities in Slow Mixing, Long Memory Markov Processes., , and . IEEE Trans. Inf. Theory, 60 (9): 5682-5701 (2014)The adaptive zero-error capacity for a class of channels with noisy feedback., and . CoRR, (2017)Optimal Detector for Multilevel NAND Flash Memory Channels with Intercell Interference., , , and . IEEE J. Sel. Areas Commun., 32 (5): 825-835 (2014)