( en | de | ru )

 

Disambiguation of "Chi, Baoyong"

Author of the publication

copydeleteadd this publication to your clipboard
A CMOS 76-81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator.

, , , , , , , , and . IEEE J. Solid State Circuits, 55 (2): 233-248 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hsin Chi

Jian Chi

Chi Chu

Mei Chi

Ying Chi

 

Other publications of authors with the same name

A Compact and Low Phase Noise Square-Geometry Quad-Core Class-F VCO Using Parallel Inductor-Sharing Technique., , , , , and . IEEE J. Solid State Circuits, 58 (10): 2861-2873 (October 2023)A 0.1-5.0 GHz SDR transmitter with current-mode power-mixer and self-calibration scheme in 65 nm CMOS., , , and . Microelectron. J., (2017)A 6.6 mW 1.25-2.25 GHz low phase noise PLL frequency synthesizer based on wide tuning range Class-C VCO., , , and . Microelectron. J., (2017)A fully integrated CMOS UHF RFID reader transceiver for handheld applications., , , , and . CICC, page 495-498. IEEE, (2009)A Fully Integrated 150-GHz Transceiver Front-End in 65-nm CMOS., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (4): 602-606 (2019)A 38- to 40-GHz Current-Reused Active Phase Shifter Based on the Coupled Resonator., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (12): 917-921 (2014)A 60-GHz CMOS Dual-Mode Power Amplifier With Efficiency Enhancement at Low Output Power., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (4): 352-356 (2015)A 0.1-1.5 GHz Harmonic Rejection Receiver Front-End With Phase Ambiguity Correction, Vector Gain Calibration and Blocker-Resilient TIA., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (4): 1005-1014 (2015)A CMOS 76-81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator., , , , , , , , and . IEEE J. Solid State Circuits, 55 (2): 233-248 (2020)A Wideband High PSRR Capacitor-Less LDO with Adaptive DC Level Shift and Bulk-Driven Feed-Forward Techniques in 28nm CMOS., and . ISCAS, page 1-5. IEEE, (2019)