Author of the publication

Dynamic Allocation Mechanism to Reduce Read Latency in Collaboration With a Device Queue in Multichannel Solid-State Devices.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (4): 600-613 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An efficient and advanced space-management technique for flash memory using reallocation blocks., and . IEEE Trans. Consumer Electronics, 54 (2): 631-638 (2008)An efficient algorithm for computing safe exit points of moving range queries in directed road networks., , and . Inf. Syst., (2014)ParSCL: A Parallel and Distributed Framework to Process All Nearest Neighbor Queries on a Road Network., , , , and . IEEE Access, (2023)PIYAS-Proceeding to Intelligent Service Oriented Memory Allocation for Flash Based Data Centric Sensor Devices in Wireless Sensor Networks., and . Sensors, 10 (1): 292-312 (2010)Self-organizing Fuzzy Controller Based on Fuzzy Neural Network., , and . Analysis and Design of Intelligent Systems using Soft Computing Techniques, volume 41 of Advances in Soft Computing, Springer, (2007)Performance Evaluation of Indices-Based Query Optimization from Flash-Based Data Centric Sensor Devices in Wireless Sensor Networks., and . IJDSN, (2012)LSTAFF: System Software for Large Block Flash Memory., , , and . AsiaSim, volume 3398 of Lecture Notes in Computer Science, page 704-712. Springer, (2004)Performance Evaluation of a Chip-MultiThreading Server for High Performance Computing Applications., , , and . HiPC, volume 4297 of Lecture Notes in Computer Science, page 572-582. Springer, (2006)An Approximation Algorithm for a Queuing Model with Bursty Heterogeneous Input Processes., , , , and . CIS, volume 3314 of Lecture Notes in Computer Science, page 252-257. Springer, (2004)Hybrid Associative Flash Translation Layer for the Performance Optimization of Chip-Level Parallel Flash Memory., , and . ACM Trans. Storage, 9 (4): 13 (2013)