( en | de | ru )

 

Disambiguation of "Morton, Shannon"

Author of the publication

copydeleteadd this publication to your clipboard
Signal and power integrity for SoCs.

, , , , , , , and . ISSCC, page 520. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Morton Swimmer

Mark Shannon

Shannon Ryan

Harry Shannon

Shannon Pfohman

 

Other publications of authors with the same name

F2: VLSI power-management techniques: Principles and applications., , , , , and . ISSCC, page 502-503. IEEE, (2013)Session 12 overview: Multimedia and communications SoCs: Energy-efficient digital subcommittee., and . ISSCC, page 212-213. IEEE, (2012)Signal and power integrity for SoCs., , , , , , , and . ISSCC, page 520. IEEE, (2010)Wafer-Level Stacking of High-Density Capacitors to Enhance the Performance of a Large Multicore Processor for Machine Learning Applications., , , and . ISSCC, page 424-425. IEEE, (2023)A new method for asynchronous pipeline control., , and . Great Lakes Symposium on VLSI, page 100-104. IEEE Computer Society, (1997)On-Chip Inductance Issues in Multiconductor Systems.. DAC, page 921-926. ACM Press, (1999)An event controlled reconfigurable multi-chip FFT., , and . ASYNC, page 144-153. IEEE, (1994)ECSTAC: a fast asynchronous microprocessor., , and . ASYNC, page 180-189. IEEE Computer Society, (1995)Two-Phase Asynchronous Pipeline Control., , and . ASYNC, page 12-23. IEEE Computer Society, (1997)Power and CAD considerations for the 1.75mbyte, 1.2ghz L2 cache on the alpha 21364 CPU., , , , , , , , , and 7 other author(s). ACM Great Lakes Symposium on VLSI, page 1-6. ACM, (2002)