Author of the publication

Leakage energy reduction techniques in deep submicron cache memories: a comparative study.

, , , and . ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (4): 964-968 (2019)Techniques for Leakage Energy Reduction in Deep Submicrometer Cache Memories., , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (11): 1238-1249 (2006)Unlocking Efficiency in BNNs: Global by Local Thresholding for Analog-Based HW Accelerators., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 13 (4): 940-955 (December 2023)Approximate Multipliers With Dynamic Truncation for Energy Reduction via Graceful Quality Degradation., , , and . IEEE Trans. Circuits Syst., 67-II (12): 3427-3431 (2020)A New Dynamic Logic Circuit Design for an Effective Trade-Off between Noise-Immunity, Performance and Energy Dissipation., , , and . PATMOS, volume 5349 of Lecture Notes in Computer Science, page 277-286. Springer, (2008)Multimodal background subtraction for high-performance embedded systems., , , , and . J. Real-Time Image Processing, 16 (5): 1407-1423 (2019)Design of efficient QCA multiplexers., , , and . I. J. Circuit Theory and Applications, 44 (3): 602-615 (2016)Designing Fast Convolutional Engines for Deep Learning Applications., , , and . ICECS, page 753-756. IEEE, (2018)13.8 A 32kb SRAM for error-free and error-tolerant applications with dynamic energy-quality management in 28nm CMOS., , , , and . ISSCC, page 244-245. IEEE, (2014)Design of Efficient BCD Adders in Quantum-Dot Cellular Automata., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (5): 575-579 (2017)