Author of the publication

A Low and Balanced Power Implementation of the AES Security Mechanism Using Self-Timed Circuits.

, , , , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 471-480. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

WCET Analysis of Superscalar Processors Using Simulation With Coloured Petri Nets., , and . Real Time Syst., 18 (2/3): 275-288 (2000)Modelling and verification of an atomic action protocol implemented in Ada., , , , , , and . Comput. Syst. Sci. Eng., 16 (3): 173-182 (2001)GALS synthesis and verification for xMAS models., , and . DATE, page 1419-1424. ACM, (2015)Design and security evaluation of balanced 1-of-n circuits., , , and . IET Comput. Digit. Tech., 6 (2): 125-135 (2012)Variability analysis of self-timed SRAM robustness., , , and . PATMOS, page 24-31. IEEE, (2013)Correct interactive transformational synthesis of DSP hardware., , and . EURO-DAC, page 16-21. EEE Computer Society, (1991)A self-taught computer engineering course., , , , and . ACSE, volume 1 of ACM International Conference Proceeding Series, page 7-12. ACM, (1996)Security Evaluation of Balanced 1-of- n Circuits., , , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (11): 2135-2139 (2011)Efficient advanced encryption standard implementation using lookup and normal basis., , , and . IET Comput. Digit. Tech., 3 (3): 270-280 (2009)An Asynchronous Synthesis Toolset Using Verilog., , , and . DATE, page 724-725. IEEE Computer Society, (2004)