( en | de | ru )

 

Disambiguation of "Wang, Haitao"

Author of the publication

copydeleteadd this publication to your clipboard
UCSCXenaShiny: an R/CRAN package for interactive analysis of UCSC Xena data.

, , , , , , , , , , , , , and . Bioinform., 38 (2): 527-529 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Haitao Wang

Haitao Gao

Haitao Huang

Haitao Chen

Haitao Rong

 

Other publications of authors with the same name

Design and performance analysis of high response actuator using magnetic shape memory alloy., , , and . M2VIP, page 1-6. IEEE, (2017)Precise eye localization with improved SDM., , , , and . ICIP, page 4466-4470. IEEE, (2015)Recognizing face images under different lighting conditions., and . ICASSP (3), page 141-144. IEEE, (2003)HSAStore: A Hierarchical Storage Architecture for Computing Systems Containing Large-Scale Intermediate Data., , , , , , , , and . CollaborateCom, volume 252 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 591-601. Springer, (2017)IPRE: A Dataset for Inter-Personal Relationship Extraction., , , , and . NLPCC (2), volume 11839 of Lecture Notes in Computer Science, page 103-115. Springer, (2019)A robust biped gait controller using step timing optimization with fixed footprint constraints., and . ROBIO, page 1787-1792. IEEE, (2017)Efficient reconstruction of density matrices for high dimensional quantum state tomography., , , and . Signal Process., (2017)Computing the L1 Geodesic Diameter and Center of a Polygonal Domain., , , , , and . STACS, volume 47 of LIPIcs, page 14:1-14:14. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2016)Sampled-data state estimation for delayed neural networks with discontinuous activations., and . Int. J. Machine Learning & Cybernetics, 7 (5): 805-817 (2016)A sample-and-hold circuit for 10-bit 100MS/s pipelined ADC., , , and . ASICON, page 480-483. IEEE, (2011)