Author of the publication

A 125 mW 8.5-11.5 Gb/s serial link transceiver with a dual path 6-bit ADC/5-tap DFE receiver and a 4-tap FFE transmitter in 28 nm CMOS.

, , , , , , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Trackerless surgical image-guided system design using an interactive extension of 3D Slicer., , , , , , and . Medical Imaging: Image-Guided Procedures, volume 10576 of SPIE Proceedings, page 105761F. SPIE, (2018)Generalization Bound of Gradient Descent for Non-Convex Metric Learning., , , , and . NeurIPS, (2020)Shielding Effectiveness Analysis of the Conducting Spherical Shell With a Circular Aperture Against Low Frequency Magnetic Fields., , , , and . IEEE Access, (2020)Over-parameterized Model Optimization with Polyak-Łojasiewicz Condition., , , , , , , , , and 2 other author(s). ICLR, OpenReview.net, (2023)Self-reconstruction network for fine-grained few-shot classification., , , , , and . Pattern Recognit., (2024)Learning Local Metrics and Influential Regions for Classification., , , and . CoRR, (2018)Enhancing Students' Academic Performance through Teamwork and Classroom Response Systems: Case Study with Chinese Students., , , and . TEEM, page 732-737. ACM, (2019)A novel craniotomy simulation system for evaluation of stereo-pair reconstruction fidelity and tracking., , , , , and . Medical Imaging: Image-Guided Procedures, volume 9786 of SPIE Proceedings, page 978612. SPIE, (2016)A 112Gb/s Serial Link Transceiver With 3-tap FFE and 18-tap DFE Receiver for up to 43dB Insertion Loss Channel in 7nm FinFET Technology., , , , , , , , , and 9 other author(s). ISSCC, page 108-109. IEEE, (2023)A 125 mW 8.5-11.5 Gb/s serial link transceiver with a dual path 6-bit ADC/5-tap DFE receiver and a 4-tap FFE transmitter in 28 nm CMOS., , , , , , , , , and 3 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)