( en | de | ru )

 

Disambiguation of "Patel, Kimish"

Author of the publication

copydeleteadd this publication to your clipboard
Minimizing power dissipation during write operation to register files.

, , and . ISLPED, page 183-188. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Devang Patel

Niranjan Patel

Jashwant Patel

Katrin Pätel

Bhulabhai Patel

 

Other publications of authors with the same name

In-order pulsed charge recycling in off-chip data buses., , and . ACM Great Lakes Symposium on VLSI, page 371-374. ACM, (2008)Zero clustering: an approach to extend zero compression to instruction caches., , and . ACM Great Lakes Symposium on VLSI, page 56-59. ACM, (2005)Reducing Conflict Misses by Application-Specific Reconfigurable Indexing., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 2626-2637 (2006)STV-Cache: a leakage energy-efficient architecture for data caches., , , and . ACM Great Lakes Symposium on VLSI, page 404-409. ACM, (2006)Minimizing power dissipation during write operation to register files., , and . ISLPED, page 183-188. ACM, (2007)Dynamic thermal management for MPEG-2 decoding., , and . ISLPED, page 316-321. ACM, (2006)Reducing cache misses by application-specific re-configurable indexing., , , and . ICCAD, page 125-130. IEEE Computer Society / ACM, (2004)Energy-Efficient Value-Based Selective Refresh for Embedded DRAMs., , , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 466-476. Springer, (2005)Energy-performance tradeoffs for the shared memory in multi-processor systems-on-chip., , and . ISCAS (2), page 361-364. IEEE, (2004)Energy-Efficient Shared Memory Architectures for Multi-Processor Systems-On-Chip., , and . Ultra Low-Power Electronics and Design, Kluwer / Springer, (2004)