Author of the publication

RANC: Reconfigurable Architecture for Neuromorphic Computing.

, , , , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (11): 2265-2278 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Secuirty Metrics for Logic Circuits., , and . HOST, page 53-56. IEEE, (2022)CircuitGraph: A Python package for Boolean circuits., , , and . J. Open Source Softw., 5 (55): 2646 (2020)FPGA Based Emulation Environment for Neuromorphic Architectures., , , , , , , , , and . IPDPS Workshops, page 90-97. IEEE, (2020)Non-Linear CNN-Based Read Channel for Hard Disk Drive With 30% Error Rate Reduction and Sequential 200-Mbits/s Throughput in 28-nm CMOS., , , , and . IEEE J. Solid State Circuits, 58 (4): 1094-1105 (2023)RANC: Reconfigurable Architecture for Neuromorphic Computing., , , , , , , , , and 1 other author(s). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (11): 2265-2278 (2021)RANC: Reconfigurable Architecture for Neuromorphic Computing., , , , , , , , , and 1 other author(s). CoRR, (2020)Non-linear CNN-based Read Channel for Hard Disk Drive with 30% Error Rate Reduction and Sequential 200Mbits/second Throughput in 28nm CMOS., , , , and . VLSI Technology and Circuits, page 206-207. IEEE, (2022)Characterize the ability of GNNs in attacking logic locking., , , and . MLCAD, page 1-6. IEEE, (2023)Large-Scale Logic-Locking Attacks via Simulation., and . ISQED, page 1-6. IEEE, (2022)