Author of the publication

An energy-efficient 8×8 2-D DCT VLSI architecture for battery-powered portable devices.

, , , and . ISCAS, page 587-590. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation., , , and . ACM Trans. Design Autom. Electr. Syst., 19 (4): 40:1-40:25 (2014)Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization., , , , and . ICCAD, page 528-535. IEEE, (2015)Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 1147-1160 (2019)Incremental Layer Assignment Driven by an External Signoff Timing Engine., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (7): 1126-1139 (2017)Algorithm Selection Framework for Legalization Using Deep Convolutional Neural Networks and Transfer Learning., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (5): 1481-1494 (2022)An energy-efficient FDCT/IDCT configurable IP core for mobile multimedia platforms., , , and . SBCCI, page 149-154. ACM, (2011)How Deep Learning Can Drive Physical Synthesis Towards More Predictable Legalization., , , , , and . ISPD, page 3-10. ACM, (2019)Fast and efficient lagrangian relaxation-based discrete gate sizing., , , and . DATE, page 1855-1860. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Enhancing Multi-Threaded Legalization Through k-d Tree Circuit Partitioning., , , , , and . SBCCI, page 1-6. IEEE, (2018)Clock-Tree-Aware Incremental Timing-Driven Placement., , , , and . ACM Trans. Design Autom. Electr. Syst., 21 (3): 38:1-38:27 (2016)