( en | de | ru )

 

Disambiguation of "Lee, Cheng-En"

Author of the publication

copydeleteadd this publication to your clipboard
A Reliable, Low-Cost, Low-Energy Physically Unclonable Function Circuit Through Effective Filtering.

, , , , , and . VLSI-DAT, page 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cheng-Chieh Lee

Cheng-San Lee

Erkan en

Cihat en

Cheng-Yung Cheng

 

Other publications of authors with the same name

A Cell-Based Fractional-N Phase-Locked Loop Compiler., and . SMACD, page 273-276. IEEE, (2018)Degree-degree Correlated Low-density Parity-check Codes Over a Binary Erasure Channel., , , , and . CoRR, (2022)A 12nm 121-TOPS/W 41.6-TOPS/mm2 All Digital Full Precision SRAM-based Compute-in-Memory with Configurable Bit-width For AI Edge Applications., , , , , , , , and . VLSI Technology and Circuits, page 24-25. IEEE, (2022)34.4 A 3nm, 32.5TOPS/W, 55.0TOPS/mm2 and 3.78Mb/mm2 Fully-Digital Compute-in-Memory Macro Supporting INT12 × INT12 with a Parallel-MAC Architecture and Foundry 6T-SRAM Bit Cell., , , , , , , , , and 13 other author(s). ISSCC, page 572-574. IEEE, (2024)An ontology-supported database refurbishing technique and its application in mining actionable troubleshooting rules from real-life databases., , and . Eng. Appl. Artif. Intell., 21 (8): 1430-1442 (2008)A Reliable, Low-Cost, Low-Energy Physically Unclonable Function Circuit Through Effective Filtering., , , , , and . VLSI-DAT, page 1-4. IEEE, (2019)Degree-degree Correlated Low-density Parity-check Codes Over a Binary Erasure Channel., , , , and . ISIT, page 2362-2367. IEEE, (2023)Upper Bounds for the Stability Regions of Coded Poisson Receivers., , , and . ISIT, page 1997-2002. IEEE, (2023)A 4nm 6163-TOPS/W/b $4790-TOPS/mm^2/b$ SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update., , , , , , , , , and 8 other author(s). ISSCC, page 132-133. IEEE, (2023)