Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FSpGEMM: A Framework for Accelerating Sparse General Matrix-Matrix Multiplication Using Gustavson's Algorithm on FPGAs., , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (4): 633-644 (April 2024)A Data-Driven Approach for Automated Integrated Circuit Segmentation of Scan Electron Microscopy Images., , , , , , , and . ICIP, page 2851-2855. IEEE, (2022)Enhanced Low-Resolution LiDAR-Camera Calibration via Depth Interpolation and Supervised Contrastive Learning., , , , , and . ICASSP, page 1-5. IEEE, (2023)Are FPGAs Suitable for Edge Computing?, , and . HotEdge, USENIX Association, (2018)A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks (Abstract Only)., , , , and . FPGA, page 290-291. ACM, (2017)A GPU-Outperforming FPGA Accelerator Architecture for Binary Convolutional Neural Networks., , , , and . JETC, 14 (2): 18:1-18:16 (2018)A Survey of System Architectures and Techniques for FPGA Virtualization., , and . IEEE Trans. Parallel Distributed Syst., 32 (9): 2216-2230 (2021)A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks., , , , and . CoRR, (2017)Automatic Error Detection in Integrated Circuits Image Segmentation: A Data-driven Approach., , , , , and . CoRR, (2022)Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing., , and . CoRR, (2020)