( en | de | ru )

 

Disambiguation of "Roy, Sanghamitra"

Author of the publication

copydeleteadd this publication to your clipboard
Revamping timing error resilience to tackle choke points at NTC systems.

, , , and . DATE, page 1020-1025. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sanghamitra Raha

Roy Hornig

Beschreibung mikro-rheologischer Vorgänge und resultierender Verbundstrukturen beim Elastomermischprozeß im Innenmischer durch rheologische Untersuchungen. NA Halle-Wittenberg, (2009)

Trina Roy

Smritindu Roy

David Roy

 

Other publications of authors with the same name

FIFA: Exploring a Focally Induced Fault Attack Strategy in Near-Threshold Computing., , , , , , and . IEEE Embed. Syst. Lett., 10 (4): 115-118 (2018)Process variation aware DRAM design using block based adaptive body biasing algorithm., , and . ISQED, page 255-261. IEEE, (2012)A convex optimization framework for leakage aware thermal provisioning in 3D multicore architectures., and . ISQED, page 804-811. IEEE, (2010)Revamping timing error resilience to tackle choke points at NTC systems., , , and . DATE, page 1020-1025. IEEE, (2017)Catching the flu: emerging threats from a third party power management unit., , , and . DAC, page 86:1-86:6. ACM, (2016)Microarchitecture aware gate sizing: A framework for circuit-architecture co-optimization., and . ICCD, page 222-228. IEEE Computer Society, (2010)UPTPU: Improving Energy Efficiency of a Tensor Processing Unit through Underutilization Based Power-Gating., , , and . DAC, page 325-330. IEEE, (2021)An optimal algorithm for sizing sequential circuits for industrial library based designs., , , , , and . ASP-DAC, page 148-151. IEEE, (2008)Long term sustainability of differentially reliable systems in the dark silicon era., , and . ICCD, page 70-77. IEEE Computer Society, (2013)Trident: A comprehensive timing error resilient technique against choke points at NTC., , and . DATE, page 355-360. IEEE, (2018)