Author of the publication

33.1 A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-situ Transposable Weights for Probabilistic Graphical Models.

, , , , , , , , , , , , and . ISSCC, page 498-500. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1-Mb Programming Configurable ReRAM Fully Integrating Into a 32-Bit Microcontroller Unit., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 70 (8): 2734-2738 (August 2023)Edge AI without Compromise: Efficient, Versatile and Accurate Neurocomputing in Resistive Random-Access Memory., , , , , , , , , and 4 other author(s). CoRR, (2021)An Error-Free 64KB ReRAM-Based nvSRAM Integrated to a Microcontroller Unit Supporting Real-Time Program Storage and Restoration., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 70 (12): 5339-5351 (December 2023)HARNS: High-level Architectural Model of RRAM based Computing-in-memory NPU., , , , , , and . ICTA, page 35-36. IEEE, (2021)A compute-in-memory chip based on resistive random-access memory., , , , , , , , , and 4 other author(s). Nat., 608 (7923): 504-512 (2022)33.1 A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-situ Transposable Weights for Probabilistic Graphical Models., , , , , , , , , and 3 other author(s). ISSCC, page 498-500. IEEE, (2020)