( en | de | ru )

 

Disambiguation of "Kurokawa, Takakazu"

Author of the publication

copydeleteadd this publication to your clipboard
Javar-kai: Automatic parallelizing compiler.

, , and . Parallel and Distributed Computing and Networks, page 470-475. IASTED/ACTA Press, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kurokawa, Takakazu
add a person with the name Kurokawa, Takakazu
 

Other publications of authors with the same name

High-Performance Symmetric Block Ciphers on Multicore CPU and GPUs., , and . Int. J. Netw. Comput., 2 (2): 251-268 (2012)Realization of a self-testing bus arbiter., , and . Syst. Comput. Jpn., 24 (3): 13-24 (1993)FPGA Implementation of Stream Cipher SOSEMANUK., , , and . CANDARW, page 83-89. IEEE, (2022)High-Performance Symmetric Block Ciphers on CUDA., , and . ICNC, page 221-227. IEEE Computer Society, (2011)A Proposal of Fault-Checking Fuzzy Control., , , and . ISMVL, page 428-434. IEEE Computer Society, (1992)3-D VLSI technology in Japan and an example: a syndrome decoder for double error correction., and . Future Gener. Comput. Syst., 4 (2): 145-155 (1988)HiCrypt: A Specialized Translator for Symmetric Block Cipher and GPGPU., , and . IEICE Trans. Inf. Syst., 96-D (12): 2575-2586 (2013)Performance Prediction Model for Block Ciphers on GPU Architectures., , , and . NSS, volume 7873 of Lecture Notes in Computer Science, page 405-423. Springer, (2013)A Translator from FDL to SystemVerilog for FPGA Implementation of Fuzzy Inference., , , and . CANDAR (Workshops), page 87-92. IEEE, (2020)A Correlation Power Analysis Countermeasure for Enocoro-128 v2 Using Random Switching Logic., , , and . ICNC, page 326-328. IEEE Computer Society, (2012)