Author of the publication

Vertical pitch limitations on performance enhancement in bonded three-dimensional interconnect architectures.

, , , and . SLIP, page 123-127. ACM, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip., , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (6): 649-659 (2000)Interconnect opportunities for gigascale integration., , , , , and . IBM J. Res. Dev., 46 (2-3): 245-264 (2002)An intelligent readout circuit for infrared multispectral remote sensing.. MWSCAS, page 153-156. IEEE, (2014)Spatio-Temporal Bias-Tunable Readout Circuit for On-Chip Intelligent Image Processing., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (11): 1825-1832 (2016)A new Potential-Based Reward Shaping for Reinforcement Learning Agent., , , and . CCWC, page 1-6. IEEE, (2023)Prediction of gate delay variation for CNFET under CNT density variation., and . DFT, page 140-145. IEEE Computer Society, (2012)Analytical noise model for avalanche ISFET sensor suitable for Next Generation Sequencing., , , and . SoCC, page 189-193. IEEE, (2016)Evaluating mobile SOCs as an energy efficient DSP platform., and . SoCC, page 293-298. IEEE, (2014)Motion-Based Object Location on a Smart Image Sensor Using On-Pixel Memory., , , and . Sensors, 22 (17): 6538 (2022)Face Recognition on a Smart Image Sensor Using Local Gradients., , , and . Sensors, 21 (9): 2901 (2021)