Author of the publication

Testing of Non-Isolated Embedded Legacy Cores and their Surrounding Logic.

, and . VTS, page 41-48. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Zorian, Yervant
add a person with the name Zorian, Yervant
 

Other publications of authors with the same name

System chip test: how will it impact your design?, and . DAC, page 136-141. ACM, (2000)An Effective BIST Scheme for ROM's., and . IEEE Trans. Computers, 41 (5): 646-653 (1992)Programmable BIST Space Compactors., , and . IEEE Trans. Computers, 45 (12): 1393-1404 (1996)A D&T Roundtable: Testing Mixed Logic and DRAM Chips., , , , , , , and . IEEE Des. Test Comput., 15 (2): 86-92 (1998)Guest Editors' Introduction: East Meets West., and . IEEE Des. Test Comput., 13 (1): 5-7 (1996)Guest Editor's Introduction: Advances in Infrastructure IP.. IEEE Des. Test Comput., 20 (3): 49- (2003)IEEE Std 1500 Enables Modular SoC Testing., and . IEEE Des. Test Comput., 26 (1): 8-17 (2009)Guest Editors' Introduction: Design for Yield and Reliability., , , and . IEEE Des. Test Comput., 21 (3): 177-182 (2004)Message From the Steering Committee., , , and . IEEE Des. Test Comput., 29 (1): 5 (2012)Design & Test Education in Asia., , , , , and . IEEE Des. Test Comput., 21 (4): 331-338 (2004)