Author of the publication

A dynamic binary translation approach to architectural simulation.

, , and . SIGARCH Comput. Archit. News, 29 (1): 27-36 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Redeeming IPC as a Performance Metric for Multithreaded Programs., , and . IEEE PACT, page 232-243. IEEE Computer Society, (2003)Silent Stores and Store Value Locality., , and . IEEE Trans. Computers, 50 (11): 1174-1190 (2001)A dynamic binary translation approach to architectural simulation., , and . SIGARCH Comput. Archit. News, 29 (1): 27-36 (2001)Temperature and supply Voltage aware performance and power modeling at microarchitecture level., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (7): 1042-1053 (2005)Characterization of Silent Stores., , and . IEEE PACT, page 133-144. IEEE Computer Society, (2000)On the value locality of store instructions., and . ISCA, page 182-191. IEEE Computer Society, (2000)Temporally silent stores., and . ASPLOS, page 30-41. ACM Press, (2002)Reaping the Benefit of Temporal Silence to Improve Communication Performance., and . ISPASS, page 258-268. IEEE Computer Society, (2005)Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization., , , and . ACM Trans. Design Autom. Electr. Syst., 9 (3): 290-309 (2004)Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization., and . ISPD, page 55-60. ACM, (2000)