Author of the publication

No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips.

, , , , , , and . DAC, page 587-592. ACM, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-voltage pulsewidth control loops for SOC applications., and . IEEE J. Solid State Circuits, 37 (10): 1348-1351 (2002)Design of a 3-V 300-MHz low-power 8-b×8-b pipelined multiplier using pulse-triggered TSPC flip-flops., , and . IEEE J. Solid State Circuits, 35 (4): 583-592 (2000)A 16 nm 140 TOPS/W 5 μJ/Inference Keyword Spotting Engine Based on 1D-BCNN., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (12): 4564-4568 (December 2023)An All-Digital Delay-Locked Loop Using an In-Time Phase Maintenance Scheme for Low-Jitter Gigahertz Operations., and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (2): 395-404 (2015)High-Speed and Low-Power Design Techniques for TCAM Macros., , and . IEEE J. Solid State Circuits, 43 (2): 530-540 (2008)Charge-sharing alleviation and detection for CMOS domino circuits., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (2): 266-280 (2001)A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications., , , , , , , and . IEEE J. Solid State Circuits, 42 (1): 170-182 (2007)Variable-length VLIW encoding for code size reduction in embedded processors., , , , , and . SoCC, page 296-299. IEEE, (2016)Low-power fixed-width array multipliers., , and . ISLPED, page 307-312. ACM, (2004)Low power fixed-latency DSP accelerator with autonomous minimum energy tracking (AMET)., , , , , , , , , and . Hot Chips Symposium, page 1. IEEE, (2014)