Author of the publication

Panel: Realistic low power design: Let errors occur and correct them later or mitigate errors via design guardbanding and process control?.

, , , , , and . IOLTS, page 129. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A novel algorithm for sparse FFT pruning and its applications to OFDMA technology., , and . IPCCC, page 1-7. IEEE Computer Society, (2014)Towards The Complete Elimination of Gate/Switch Level Simulations., , , and . VLSI Design, page 115-. IEEE Computer Society, (2004)Hierarchical Test Generation for Systems On a Chip., , and . VLSI Design, page 198-. IEEE Computer Society, (2000)A Mixed-Signal BIST Scheme with Time-Division Multiplexing (TDM) Comparator and Counters., and . VLSI Design, page 572-. IEEE Computer Society, (2000)Timing Verification and Delay Test Generation for Hierarchical Designs., , and . VLSI Design, page 157-162. IEEE Computer Society, (2001)Verifying Properties Using Sequential ATPG., , and . ITC, page 194-202. IEEE Computer Society, (2002)Automated mapping of pre-computed module-level test sequences to processor instructions., , and . ITC, page 10. IEEE Computer Society, (2005)Automatic Test Pattern Generation for Crosstalk Glitches in Digital Circuits., , and . VTS, page 34-41. IEEE Computer Society, (1998)Verification of Processor Microarchitectures., and . VTS, page 189-194. IEEE Computer Society, (1999)Dependable Embedded Systems Special Day Panel: Issues and Challenges in Dependable Embedded Systems., , , , , and . DATE, page 1394-1395. ACM, (2008)