Author of the publication

Impact of slow and fast oxide traps on In0.53Ga0.47As device operation studied using CET maps.

, , , , , , and . IRPS, page 5. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Transient voltage overshoot in TLP testing - Real or artifact?, , , , , and . Microelectron. Reliab., 47 (7): 1016-1024 (2007)Gate oxide breakdown in FET devices and circuits: From nanoscale physics to system-level reliability., , , and . Microelectron. Reliab., 47 (4-5): 559-566 (2007)NBTI in Si0.55Ge0.45 cladding p-FinFETs: Porting the superior reliability from planar to 3D architectures., , , , , , , , , and . IRPS, page 2. IEEE, (2015)ESD protection diodes in optical interposer technology., , , , , , and . ICICDT, page 1-4. IEEE, (2015)Physics-based device aging modelling framework for accurate circuit reliability assessment., , , , , , , , , and . IRPS, page 1-6. IEEE, (2021)Understanding the memory window in 1T-FeFET memories: a depolarization field perspective., , , , , , , and . IMW, page 1-4. IEEE, (2021)Impact of slow and fast oxide traps on In0.53Ga0.47As device operation studied using CET maps., , , , , , and . IRPS, page 5. IEEE, (2018)Degradation analysis of datapath logic subblocks under NBTI aging in FinFET technology., , , , , , , , , and . ISQED, page 473-479. IEEE, (2014)The Influence of Gate Bias on the Anneal of Hot-Carrier Degradation., , , , , and . IRPS, page 1-7. IEEE, (2020)Implementation of plug-and-play ESD protection in 5.5GHz 90nm RF CMOS LNAs - Concepts, constraints and solutions., , , , , , , , and . Microelectron. Reliab., 46 (5-6): 702-712 (2006)