( en | de | ru )

 

Disambiguation of "Leynes, Arcel G."

Author of the publication

copydeleteadd this publication to your clipboard
A CMOS Power Management Unit with Undervoltage Lockout Circuit as Startup for Piezoelectric Energy Harvesting Applications.

, , , , , , , and . ISOCC, page 131-132. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giuseppe G G Manzardo

G Wahl

G Bol

G Drexling

G Abstreiter

 

Other publications of authors with the same name

A 288nV/√Hz low-noise capacitively-coupled instrumentation amplifier (CCIA) in 22-nm UTBB FD-SOI for signal conditioning of MEMS piezoresistive pressure sensors., , , , , , , , , and 2 other author(s). ISOCC, page 267-268. IEEE, (2023)A CMOS Power Management Unit with Undervoltage Lockout Circuit as Startup for Piezoelectric Energy Harvesting Applications., , , , , , , and . ISOCC, page 131-132. IEEE, (2021)A high CMRR, high input impedance current-feedback instrumentation amplifier (CFIA) in 22-nm UTBB FD-SOI for signal conditioning of MEMS piezoresistive pressure sensors., , , , , , , , , and 2 other author(s). ISOCC, page 269-270. IEEE, (2023)A 0.5 V Low-Power All-Digital Phase-Locked Loop in 65 nm Complementary Metal-Oxide-Semiconductor Process., , , , , , , , , and . J. Low Power Electron., 15 (1): 64-75 (2019)A 0.5V Low-Power All-Digital Phase-Locked Loop in 65nm CMOS Process for Wireless Sensing Applications., , , , , , , , , and . TENCON, page 2122-2126. IEEE, (2018)Power Optimization of a 0.5V 0.286-to-18MHz ADPLL in 65nm CMOS Process., , , , , , , , , and . NGCAS, page 70-73. IEEE, (2018)Asymmetric Charge Transfer Scheme Model in ML-SSHC with Consistent Power Extraction Improvement for Piezoelectric Energy Harvesters., , , and . ISOCC, page 65-66. IEEE, (2021)