( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
3DL-PIM: A Look-Up Table Oriented Programmable Processing in Memory Architecture Based on the 3-D Stacked Memory for Data-Intensive Applications.

, , , , и . IEEE Trans. Emerg. Top. Comput., 12 (1): 60-72 (января 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Amlan Kusum

Julia Amlang

Michael H Amlang

Maud Amlang

Michael Amlang

 

Другие публикации лиц с тем же именем

W1B: Application specific designs.. SoCC, стр. 1. IEEE, (2017)A One-to-Many Traffic Aware Wireless Network-in-Package for Multi-Chip Computing Platforms., , , , и . SoCC, стр. 284-289. IEEE, (2018)An Interconnection Architecture for Seamless Inter and Intra-Chip Communication Using Wireless Links., , и . NOCS, стр. 2:1-2:8. ACM, (2015)Intra-chip Wireless Interconnect: The Road Ahead., , , , , , и . NoCArc@MICRO, стр. 3:1-3:6. ACM, (2017)A Traffic-Aware Medium Access Control Mechanism for Energy-Efficient Wireless Network-on-Chip Architectures., , , , , и . CoRR, (2018)Design Space Exploration for Wireless NoCs Incorporating Irregular Network Routing., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (11): 1732-1745 (2014)Energy-efficient multicore chip design through cross-layer approach., , , , и . DATE, стр. 725-730. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems., , , , , и . IEEE Trans. Computers, 60 (10): 1485-1502 (2011)The IANET Hardware Accelerator for Audio and Visual Data Classification., , , и . SoCC, стр. 48-53. IEEE, (2020)Implementation and Evaluation of Deep Neural Networks in Commercially Available Processing in Memory Hardware., , , , и . SOCC, стр. 1-6. IEEE, (2022)