Author of the publication

A 1/8-rate clock and data recovery architecture for high-speed communication systems.

, and . ISCAS (4), page 305-308. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 5-V 555-μW 0.8-μm CMOS MEMS capacitive sensor interface using correlated level shifting., and . ISCAS, page 1504-1507. IEEE, (2013)A hybrid phase-locked loop for CDR Applications., , and . ISCAS, page 2533-2536. IEEE, (2011)Design of an active-inductor-based termination circuit for high-speed I/O., and . ISCAS, page 3061-3064. IEEE, (2008)Silicon-photonic devices: Electronic control and stabilization., , , , and . CCECE, page 1-4. IEEE, (2016)Implementation of an FPGA-based low-power video processing module for a head-mounted display system., , , , and . ICCE, page 214-217. IEEE, (2013)Low-Voltage Low-Power Low-Noise Amplifier for Wireless Sensor Networks., and . CCECE, page 1494-1497. IEEE, (2006)CMOS Rectifier with on-chip Transformer-Coupled Tunable Matching Network for Biomedical Implants., and . ISCAS, page 1-5. IEEE, (2018)A low-power temperature sensing system for implantable biomedical applications., , , and . NEWCAS, page 377-380. IEEE, (2017)An ultra-low-voltage CMOS mixer using switched-transconductance, current-reuse and dynamic-threshold-voltage gain-boosting techniques., and . NEWCAS, page 393-396. IEEE, (2012)Hierarchical QAM: a spectrally efficient dc-free modulation scheme., and . IEEE Commun. Mag., 38 (11): 140-146 (2000)