( en | de | ru )

 

Disambiguation of "Haase, Julian"

Author of the publication

copydeleteadd this publication to your clipboard
Unlocking the Potential of RISC-V Heterogeneous MPSoC: A PANACA-Based Approach to Simulation and Modeling.

, , and . SAMOS, volume 14385 of Lecture Notes in Computer Science, page 269-282. Springer, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Julian Grapengiesser

Mit Ungewissheit planen: eine Untersuchung verschiedener Ansätze der Handhabung von Ungewissheit in komplexen Planungsprozessen. Uni Stuttgart, (2009)

Julian Gonska

Mikromechanische Biegebalken als hochsensitive Sensoren. Uni Freiburg, (2009)

Julian Künzel

Rolle neurotroper und muskulotroper Spasmolytika in der In-vitro-Fertilisation (IVF): Untersuchungen am perfundierten Schweineuterus. Uni Erlangen-Nürnberg, (2009)

Julian Horst

Die verbindliche Auskunft nach § 89 Abgabenordnung. Uni Münster, (2009)

Christian Haase

Diabetes mellitus Typ1 und Schwangerschaft: Entwicklung von Morbiditäts- und Mortalitätskriterien 1990 - 2004 ; eine Datenanalyse der Hessischen Perinatalerhebung (HEPE). Uni Marburg, (2009)
 

Other publications of authors with the same name

Systematic exploration of essential yeast gene function with temperature-sensitive mutants, , , , , , , , , and 21 other author(s). Nat Biotech, 29 (4): 361--367 (Apr 27, 2011)Unlocking the Potential of RISC-V Heterogeneous MPSoC: A PANACA-Based Approach to Simulation and Modeling., , and . SAMOS, volume 14385 of Lecture Notes in Computer Science, page 269-282. Springer, (2023)PANACA: An Open-Source Configurable Network-on-Chip Simulation Platform., , , and . SBCCI, page 1-6. IEEE, (2022)Performance analysis of application-specific instruction-set routers in networks-on-chip., , , , and . NoCArc@MICRO, page 16-21. ACM, (2021)Virtualization of Hardware Accelerators in a Network-on-Chip., , , and . DSD, page 726-733. IEEE, (2023)RTASS: a RunTime Adaptable and Scalable System for Network-on-Chip-Based Architectures., , , , and . DSD, page 585-592. IEEE, (2023)Low Power Image Processing Applications on FPGAs Using Dynamic Voltage Scaling and Partial Reconfiguration., , , , , , , and . DASIP, page 64-69. IEEE, (2018)FluoroSim: A Visual Problem-Solving Environment for Fluorescence Microscopy., , , , , and . VCBM, page 151-158. Eurographics Association, (2008)Simulation and Modelling for Network-on-Chip Based MPSoC., and . ARC, volume 14251 of Lecture Notes in Computer Science, page 366-370. Springer, (2023)Enhancing Robustness and Reliability of Networks-on-Chip with Network Coding., , , and . NorCAS, page 1-7. IEEE, (2023)