Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mitigation of process variation effect in FPGAs with partial rerouting method., , , , and . IEICE Electron. Express, 11 (3): 20140011 (2014)A two-stage variation-aware placement method for FPGAS exploiting variation maps classification., , , , and . FPL, page 519-522. IEEE, (2012)Exploiting stochastic delay variability on FPGAs with adaptive partial rerouting., , , , and . FPT, page 254-261. IEEE, (2013)Side-Channel Oscilloscope, and . CoRR, (2011)Cache Timing Attacks from The SoCFPGA Coherency Port (Abstract Only).. FPGA, page 295-296. ACM, (2017)An 8x8 run-time reconfigurable FPGA embedded in a SoC., , , , and . DAC, page 120-125. ACM, (2008)Minconvnets: a New Class of Multiplication-Less Neural Networks., , , and . ICIP, page 881-885. IEEE, (2022)Beyond Bits: A Quaternary FPGA Architecture Using Multi-Vt Multi-Vdd FDSOI Devices.. ISMVL, page 38-43. IEEE Computer Society, (2018)TEE-Time: A Dynamic Cache Timing Analysis Tool for Trusted Execution Environments., , and . ISQED, page 1-8. IEEE, (2024)A Reconfigurable Cell for a Multi-Style Asynchronous FPGA., , , , , and . ReCoSoC, page 15-22. Univ. Montpellier II, (2007)