( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Hardware Algorithms for Polygon Matching.

, , и . VLSI Design, стр. 41-44. IEEE Computer Society, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

n n n

Hiranmayi Ranganathan

n AÊ¿w n

N -L N Nguyen

n-hy n Yi

 

Другие публикации лиц с тем же именем

A VLSI Architecture and Algorithm for Lucas-Kanade-Based Optical Flow Computation., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 18 (1): 29-38 (2010)Timing-Based Placement Considering Uncertainty Due to Process Variations., и . IEEE Trans. Very Large Scale Integr. Syst., 18 (6): 1007-1011 (2010)trulla : An Algorithm For Path Planning Among Weighted Regions By Localized Propagations., , и . IROS, стр. 469-476. IEEE, (1992)A VLSI systolic array processor chip for computing joins in a relational database., , и . Microprocess. Microsystems, 16 (5): 227-236 (1992)Enhancing arithmetic and tree-based coding., , и . Inf. Process. Manag., 25 (3): 293-305 (1989)Simultaneous peak and average power minimization during datapath scheduling for DSP processors., , и . ACM Great Lakes Symposium on VLSI, стр. 215-220. ACM, (2003)A stimulus-free graphical probabilistic switching model for sequential circuits using dynamic bayesian networks., , и . ACM Trans. Design Autom. Electr. Syst., 11 (3): 773-796 (2006)Power estimation of sequential circuits using hierarchical colored hardware petri net modeling., и . ISLPED, стр. 267-270. ACM, (2002)ACE: A VLSI Chip for Galois Field GF (2m) Based Exponentiation., и . VLSI Design, стр. 291-296. IEEE Computer Society, (1994)PANTHER: a parallel neuro-systolic architecture for real-time processing., и . ICNN, стр. 1006-1011. IEEE, (1996)