Author of the publication

Understanding the effects of wrong-path memory references on processor performance.

, , , and . WMPI, page 56-64. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Collaborative Execution of Deep Neural Networks on Internet of Things Devices., , , and . CoRR, (2019)Using the First-Level Caches as Filters to Reduce the Pollution Caused by Speculative Memory References., , , and . Int. J. Parallel Program., 33 (5): 529-559 (2005)Distributed Perception by Collaborative Robots., , , , and . IEEE Robotics Autom. Lett., 3 (4): 3709-3716 (2018)Characterizing the Execution of Deep Neural Networks on Collaborative Robots and Edge Devices., , , , , , , , , and 1 other author(s). PEARC, page 65:1-65:6. ACM, (2019)ERIDANUS: Efficiently Running Inference of DNNs Using Systolic Arrays., , , and . IEEE Micro, 39 (5): 46-54 (2019)Tango: An Optimizing Compiler for Just-In-Time RTL Simulation., , and . DATE, page 157-162. IEEE, (2020)Batch-Aware Unified Memory Management in GPUs for Irregular Workloads., , , , and . ASPLOS, page 1357-1370. ACM, (2020)ASPLOS 2020 was canceled because of COVID-19..Reducing Inference Latency with Concurrent Architectures for Image Recognition., , , and . CoRR, (2020)Hardware-Assisted Code-Pointer Tagging for Forward-Edge Control-Flow Integrity., , , , and . IEEE Comput. Archit. Lett., 22 (2): 117-120 (July 2023)Power Modeling for GPU Architectures Using McPAT., , , , , and . ACM Trans. Design Autom. Electr. Syst., 19 (3): 26:1-26:24 (2014)