( en | de | ru )

 

Disambiguation of "Xue, Chun Jason"

Author of the publication

copydeleteadd this publication to your clipboard
Improving LDPC performance via asymmetric sensing level placement on flash memory.

, , , , and . ASP-DAC, page 560-565. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xue Xue Zhang

Ian Jason

Cheng Xue

Jia Xue

Min Xue

 

Other publications of authors with the same name

Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded Systems., , , , and . IEEE Trans. Computers, 65 (7): 2313-2324 (2016)A Hardware-Accelerated Solution for Hierarchical Index-Based Merge-Join., , , , , and . IEEE Trans. Knowl. Data Eng., 31 (1): 91-104 (2019)Accurate personal ultraviolet dose estimation with multiple wearable sensors., , , , , , and . BSN, page 347-352. IEEE, (2016)Software enabled wear-leveling for hybrid PCM main memory on embedded systems., , , , and . DATE, page 599-602. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Computation and data transfer co-scheduling for interconnection bus minimization., , , and . ASP-DAC, page 311-316. IEEE, (2009)WUCC: Joint WCET and Update Conscious Compilation for cyber-physical systems., , and . ASP-DAC, page 65-70. IEEE, (2013)Optimizing Address Assignment and Scheduling for DSPs With Multiple Functional Units., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (9): 976-980 (2006)Balanced loop retiming to effectively architect STT-RAM-based hybrid cache for VLIW processors., , , , , , and . SAC, page 1710-1716. ACM, (2016)Introduction to the Special Issue on NVM and Storage., and . ACM Trans. Storage, 14 (1): 2:1-2:2 (2018)I/O scheduling with mapping cache awareness for flash based storage systems., , , , and . EMSOFT, page 21:1-21:10. ACM, (2016)