Author of the publication

Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (3): 373-383 (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An automated exploration framework for FPGA-based soft multiprocessor systems., , , and . CODES+ISSS, page 273-278. ACM, (2005)Gate-Delay-Fault Testability Properties of Multiplexor-Based Networks., , and . ITC, page 887-896. IEEE Computer Society, (1991)FBNet: Hardware-Aware Efficient ConvNet Design via Differentiable Neural Architecture Search., , , , , , , , , and . CoRR, (2018)SqueezeWave: Extremely Lightweight Vocoders for On-device Speech Synthesis., , , , , , and . CoRR, (2020)Rethinking Batch Normalization in Transformers., , , , and . CoRR, (2020)Domain Randomization and Pyramid Consistency: Simulation-to-Real Generalization Without Accessing Target Domain Data., , , , , and . ICCV, page 2100-2110. IEEE, (2019)Coverage Metrics for Functional Validation of Hardware Designs., and . IEEE Des. Test Comput., 18 (4): 36-45 (2001)Checkmate: Breaking the Memory Wall with Optimal Tensor Rematerialization., , , , , , , and . CoRR, (2019)Checkmate: Breaking the Memory Wall with Optimal Tensor Rematerialization., , , , , , , and . MLSys, mlsys.org, (2020)A unified approach to the synthesis of fully testable sequential machines., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (1): 39-50 (1991)